View 74LV165APW_1202584.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
74LV165A 8-bit parallel-in/serial-out shift register
Product specification 2003 Jul 23
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
FEATURES * Wide supply voltage range from 2.0 to 5.5 V * Complies with JEDEC standard: JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V) JESD8-1A (4.5 to 5.5 V). * 5.5 V tolerant inputs/outputs * CMOS LOW power consumption * Direct interface with TTL levels (2.7 to 3.6 V) * Power-down mode * Asynchronous 8-bit parallel load * Synchronous serial input * Latch-up performance exceeds 250 mA * ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. DESCRIPTION The 74LV165A is a high-performance, low-power, low-voltage, Is-gate CMOS device and superior to most advanced CMOS compatible TTL families. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C. SYMBOL tPHL/tPLH PARAMETER propagation delay CE, CP to Q7, Q7 PL to Q7, Q7 D7 to Q7, Q7 fmax CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W). PD = CPD x VCC2 x fi x N + (CL x VCC2 x fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in Volts; N = total load switching outputs; (CL x VCC2 x fo) = sum of the outputs. 2. The condition is Vi = GND to VCC. 2003 Jul 23 2 maximum clock frequency input capacitance power dissipation capacitance per buffer VCC = 3.3 V; notes 1 and 2 VCC = 3.3 V; CL = 15 pF CONDITIONS VCC = 3.3 V; CL = 15 pF
74LV165A
Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the output, preventing the damaging current back flow through the device when it is powered down. The 74LV165A is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously. When input PL is HIGH, data enters the register serially at the input DS and shifts one place to the right (Q0Q1Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the succeeding stage. The clock input is a gate-OR structure which allows one input to be used as an active LOW clock enable input (CE) input. The pin assignment for the inputs CP and CE is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of the input CE should only take place while CP HIGH for predictable operation.
TYPICAL 7.5 8.0 8.5 115 3.0 24
UNIT ns ns ns MHz pF pF
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
ORDERING INFORMATION PACKAGES TYPE NUMBER PINS 74LV165AD 74LV165APW FUNCTION TABLE See note 1. OPERATING MODES Parallel load Serial shift Serial shift Hold "do nothing" Hold "do nothing" Note 1. H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition; L = LOW voltage level; l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition; q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition; X = don't care; = LOW-to-HIGH clock transition. INPUT PL L L H H H H H H CE X X L L H X CP X X L L X H DS X X l h l h X X D0 to D7 L H X X X X X X ON REGISTER Q0 L H L H L H q0 q0 Q1 to Q6 L-L H-H q0-q5 q0-q5 q0-q5 q0-q5 q1-q6 q1-q6 16 16 PACKAGE SO16 TSSOP16 MATERIAL plastic plastic
74LV165A
CODE SOT109-1 SOT403-1
OUTPUT Q7 L H q6 q6 q6 q6 q7 q7 Q7 H L q6 q6 q6 q6 q7 q7
2003 Jul 23
3
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
PINNING PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 SYMBOL PL CP D4 D5 D6 D7 Q7 GND Q7 DS D0 D1 D2 D3 CE VCC DESCRIPTION asynchronous parallel load input (active LOW) clock input (LOW-to-HIGH, edge-triggered) parallel data input parallel data input parallel data input parallel data input complementary serial output from the last stage ground (0 V) serial output from the last stage serial data input parallel data input parallel data input parallel data input parallel data input clock enable input (active LOW) supply voltage
74LV165A
handbook, halfpage
PL 1 CP 2 D4 3 D5 4
16 VCC 15 CE 14 D3 13 D2
165
D6 5 D7 6 Q7 7 GND 8
MNA984
12 D1 11 D0 10 DS 9 Q7
Fig.1 Pin configuration.
handbook, halfpage
handbook, halfpage
10 11 12 13 14 3 4 5 6 1 DS D0 D1 D2 D3 D4 D5 D6 D7 PL CP CE 2 15
MNA985
1
SRG8 C2[LOAD] G1[SHIFT] 1
15 2 10 11 12 Q7 Q7 9 7 13 14 3 4 5
1
C3/
3D 2D 2D
9 6
MNA986
7
Fig.2 Logic symbol.
Fig.3 Logic symbol (IEEE/IEC).
2003 Jul 23
4
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
handbook, full pagewidth
D0
D1
D2
D3
D4
D5
D6
D7
DS
CP
D
SD
Q
D
SD
Q
D
SD
Q
D
SD
Q
D
SD
Q
D
SD
Q
D
SD
Q
D
SD
Q
Q7
CE
CP FF0 RD
CP FF1 RD
CP FF2 RD
CP FF3 RD
CP FF4 RD
CP FF5 RD
CP FF6 RD
CP FF7 Q RD
Q7
PL
MNA994
Fig.4 Logic diagram.
2003 Jul 23
5
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
handbook, halfpage
11 12 13 14 3
4
5
6
D0 D1 D2 D3 D4 D5 D6 D7 1 PL
10 DS 2 CP 15 CE 8-BIT SHIFT REGISTER PARALLEL-IN/SERIAL-OUT
Q7 9 Q7 7
MNA992
Fig.5 IEC logic symbol.
handbook, full pagewidth
CP CE DS PL D0 D1 D2 D3 D4 D5 D6 D7 Q7 Q7 inhibit load serial shift
MNA993
Fig.6 Timing diagram.
2003 Jul 23
6
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
RECOMMENDED OPERATING CONDITIONS SYMBOL VCC VI VO Tamb tr, tf PARAMETER supply voltage input voltage output voltage operating ambient temperature input rise and fall times VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V CONDITIONS 0 0 -40 0 0 0 MIN. 2.0 5.5 5.5 VCC +85 200 100 20
74LV165A
MAX. V V V
UNIT
C ns/V ns/V ns/V
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V). SYMBOL VCC IIK VI IOK VO IO ICC, IGND Tstg Ptot Notes 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. For SO16 packages: above 70 C derate linearly with 8 mW/K. For TSSOP16 packages: above 60 C derate linearly with 5.5 mW/K. PARAMETER supply voltage input diode current input voltage output diode current output voltage output source or sink current VCC or GND current storage temperature power dissipation Tamb = -40 to +85 C; note 2 VO > VCC or VO < 0 note 1 Power-down mode VO = 0 to VCC VI < 0 CONDITIONS - -0.5 - -0.5 -0.5 - - -65 - MIN. -0.5 MAX. +7.0 -20 +7.0 50 VCC + 0.5 +7.0 25 50 +150 500 V mA V mA V V mA mA C mW UNIT
2003 Jul 23
7
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
DC CHARACTERISTICS At recommended operating conditions; voltages are referenced to GND (ground = 0 V). TEST CONDITIONS SYMBOL PARAMETER OTHER Tamb = -40 to +85 C VIH HIGH-level input voltage 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 VIL LOW-level input voltage 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 VOL LOW-level output voltage VI = VIH or VIL IO = 50 A IO = 2 mA IO = 6 mA IO = 12 mA VOH HIGH-level output voltage VI = VIH or VIL IO = -50 A IO = -2 mA IO = -6 mA IO = -12 mA ILI Ioff ICC Note 1. All typical values are measured at VCC = 5.5 V and Tamb = 25 C. input leakage current VI = 5.5 V or GND 2.0 to 5.5 2.3 3.0 4.5 5.5 0.0 5.5 VCC - 0.1 2.0 2.48 3.8 - - - - - - - 0.01 0.05 0.2 - - - - 2.0 to 5.5 2.3 3.0 4.5 - - - - - - - - 1.5 0.7 x VCC 0.7 x VCC 0.7 x VCC - - - - - - - - - - - - - - - - VCC (V) MIN. TYP.(1)
74LV165A
MAX.
UNIT
V V V V V V V V V V V V V V V V A A A
0.5 0.3 x VCC 0.3 x VCC 0.3 x VCC 0.1 0.4 0.44 0.55
1 5 20
power OFF leakage VI or VO = 5.5 V current quiescent supply current VI = VCC or GND; IO = 0
2003 Jul 23
8
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
AC CHARACTERISTICS GND = 0 V; tr = tf 3.0 ns. TEST CONDITIONS SYMBOL PARAMETER WAVEFORMS Tamb = -40 to +85 C tPLH/tPHL propagation delay CE, CP to Q7, Q7 see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tPLH/tPHL propagation delay PL to Q7, Q7 see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tPLH/tPHL propagation delay D7 to Q7, Q7 see Figs 9 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tPLH/tPHL propagation delay CE, CP to Q7, Q7 see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tPLH/tPHL propagation delay PL to Q7, Q7 see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tPLH/tPHL propagation delay D7 to Q7, Q7 see Figs 9 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tW clock pulse with HIGH to LOW see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tW parallel load pulse with LOW see Figs 7, 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 trem removal time PL to CP, CE see Figs 8 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 tsu set-up time DS to CP, CE see Figs 10, 11 and 12 see Figs 10, 11 and 12 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 15 15 15 15 15 15 15 15 15 50 50 50 50 50 50 50 50 50 - - - - - - - - - - - - - - - 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 9.0 7.0 4.0 13.0 9.0 6.0 8.5 6.0 4.0 9.5 6.0 4.0 7.0 5.0 3.5 11.0 7.5 5.5 11.5 8.0 5.5 12.0 8.5 6.0 13.0 9.0 6.1 14.0 10.0 6.5 14.0 10.0 6.5 - - - - - - - - - - - - - - - VCC (V) CL (pF) MIN. TYP.(1)
74LV165A
MAX.
UNIT
22.0 18.0 11.5 23.5 18.5 11.5 24.0 16.5 10.5 26.0 21.5 13.5 28.0 22.0 13.5 28.0 20.0 12.5 - - - - - - - - - - - - - - -
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
tsu
set-up time CE to CP; CP to CE
2003 Jul 23
9
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
TEST CONDITIONS SYMBOL tsu PARAMETER WAVEFORMS set-up time Don to PL see Figs 10, 11 and 12 see Figs 10, 11 and 12 see Figs 10, 11 and 12 VCC (V) 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 Note 1. All typical values are measured at Tamb = 25 C. CL (pF) - - - - - - - - - 15 15 15 50 50 50 MIN. 12.0 8.5 5.0 0 0 0.5 0.5 0.5 1.0 45 55 90 35 50 85 - - - - - - - - - 80 115 165 65 90 125 TYP.(1) - - - - - - - - - - - - - - - MAX. UNIT ns ns ns ns ns ns ns ns ns MHz MHz MHz MHz MHz MHz
th
hold time DS to CP; CE PL to CP; CE hold time Don to PL
th
fmax
maximum clock pulse see Figs 7 and 12 frequency
2003 Jul 23
10
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
AC WAVEFORMS
74LV165A
handbook, full pagewidth
1/fmax VI CP input GND tW t PHL VOH Q7 or Q7 output VOL VM
MNA987
VM
t PLH
INPUT VCC 2.3 to 2.7 V 3.0 to 3.6 V 4.5 to 5.5 V VM 0.5 x VCC 0.5 x VCC 0.5 x VCC VCC VCC VCC VI tr = tf 3.0 ns 3.0 ns 3.0 ns
The changing to output assumes internal Q6 opposite state from Q7.
Fig.7
Clock pulse (CP) to output (Q7 or Q7) propagation delays, the clock pulse width and the maximum clock frequency.
2003 Jul 23
11
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
handbook, full pagewidth
VI PL input GND tW VI CE, CP input GND t PLH VOH Q7 or Q7 output GND VM
MNA988
VM
t rem
VM
The changing to output assumes internal Q6 opposite state from Q7.
Fig.8
Parallel load (PL) pulse width, the parallel load to output (Q7 or Q7) propagation delays, the parallel load to clock (CP) and clock enable (CE) removal time.
handbook, full pagewidth
VI D7 input GND t PLH VOH Q7 output VOL t PLH VOH Q7 output VOL VM
MNA989
VM
t PHL
VM
t PHL
The changing to output assumes internal Q6 opposite state from Q7.
Fig.9 Data input (Don) to output (Q7 or Q7) propagation delays when PL is LOW.
2003 Jul 23
12
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
handbook, full pagewidth
VI Dn input GND t su VI PL input GND VM VM
MNA991
VM
VM
th
t su
th
Fig.10 Set-up and hold times from the data inputs (Don) to the parallel load input (PL).
handbook, full pagewidth
VI CP, CE input GND
(1)
VM
th tsu VI DS input GND tsu VI CP, CE input GND VM tW VM tsu
th
MNA990
(1) CE may change only from HIGH-to-LOW while CP is LOW. The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig.11 Set-up and hold times from the serial data input (DS) to the clock (CP) and the clock enable inputs (CE), from the clock enable input (CE) to the clock input (CP) and from the clock input (CP) to the clock enable input (CE).
2003 Jul 23
13
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
handbook, full pagewidth
S1 VCC PULSE GENERATOR VI D.U.T. RT CL
MNA183
RL = VO 1 k
VCC open GND
TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH VCC
S1 open GND
Definitions for test circuit: RL = Load resistor. CL = Load capacitance including jig and probe capacitance. RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
Fig.12 Load circuitry for switching times.
2003 Jul 23
14
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
PACKAGE OUTLINES SO16: plastic small outline package; 16 leads; body width 3.9 mm
74LV165A
SOT109-1
D
E
A X
c y HE vMA
Z 16 9
Q A2 A1 pin 1 index Lp 1 e bp 8 wM L detail X (A 3) A
0
2.5 scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 1.75 A1 0.25 0.10 A2 1.45 1.25 A3 0.25 0.01 bp 0.49 0.36 c 0.25 0.19 D (1) 10.0 9.8 E (1) 4.0 3.8 0.16 0.15 e 1.27 0.05 HE 6.2 5.8 L 1.05 Lp 1.0 0.4 0.039 0.016 Q 0.7 0.6 0.028 0.020 v 0.25 0.01 w 0.25 0.01 y 0.1 Z (1) 0.7 0.3
0.010 0.057 0.069 0.004 0.049
0.019 0.0100 0.39 0.014 0.0075 0.38
0.244 0.041 0.228
0.028 0.004 0.012
8 0o
o
Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. OUTLINE VERSION SOT109-1 REFERENCES IEC 076E07 JEDEC MS-012 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
2003 Jul 23
15
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74LV165A
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
D
E
A
X
c y HE vMA
Z
16
9
Q A2 pin 1 index A1 Lp L (A 3) A
1
e bp
8
wM detail X
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.30 0.19 c 0.2 0.1 D (1) 5.1 4.9 E (2) 4.5 4.3 e 0.65 HE 6.6 6.2 L 1 Lp 0.75 0.50 Q 0.4 0.3 v 0.2 w 0.13 y 0.1 Z (1) 0.40 0.06 8 0o
o
Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT403-1 REFERENCES IEC JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-18
2003 Jul 23
16
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
DATA SHEET STATUS LEVEL I DATA SHEET STATUS(1) Objective data PRODUCT STATUS(2)(3) Development DEFINITION
74LV165A
This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
II
Preliminary data Qualification
III
Product data
Production
Notes 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Interned at URL tap://www.semiconductors.philips.com. 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. DISCLAIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
2003 Jul 23
17
Philips Semiconductors - a worldwide company
Contact information For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
(c) Koninklijke Philips Electronics N.V. 2003
SCA75
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
613508/01/pp18
Date of release: 2003
Jul 23
Document order number:
9397 750 11648

▲Up To Search▲

Price & Availability of 74LV165APW

	To Download 74LV165APW Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .